


PSA-CT4P PSE Conformance Test Suite for 4-Pair 802,3bt PSE's

Product Overview







Optional Feature to PSA-3000 Family of PowerSync Analyzers

Key Features

- Robust 802.3bt 4-Pair PSE Conformance Testing
- Fully Automated Port Sequencing and Statistics covering up to 24 PSE Ports with one PSA-3000
- Greater than 92% 802.3bt PICS Coverage from 24 Tests Producing up to 344 Test Parameters per Port
- □ Fully Emulates All Type-1, 2, 3, and 4 PD's Including Single and Dual Signature Classes and PoE LLDP-Capable PD's
- Test Type-3 and Type-4 PSE's that Allocate Power Using Multi-Event, LLDP, or Both Multi-Event and LLDP
- Automatically Adapts to All Prevalent PSE Signaling and Power Management Behaviors
- **Configurable Waveform Trace Diagnostic Generation and Retention**
- □ Colorful and Informative Spreadsheet Reporting with Compliance (Pass/Fail) Notations and Parameter Statistics
- Run & Sequence from PSA Interactive GUI or PowerShell PSA Command Line



IEEE 802.3 PSE's

4-Pair End Span PSE's 4-Pair Mid-Span PSE's 4-Pair Power Injectors

The Industry "Norm"

Unmatched 802.3bt Specification Coverage Widely Used by PSE Silicon Manufacturers

Fully Automated One-Button Testing

Automatic Adaptation to PSE Probing and PD Qualification Methods

Flexibly Sequence Tests and Test Ports

Pop-Up Spreadsheet Reporting with Statistics and Limit Evaluation

Always Up-To-Date

Constantly Enhanced and Improved

Tracking Service Support Agreement

Responsive Support

Overview

With the introduction of the IEEE 802.3bt standard, Power-over-Ethernet expanded from a 30W powering system to a 90W powering system involving power delivery across all 8 conductors of a Cat 5/6/7 cabling system supporting up to 100 meters distance between PSE (power source) and PD (power consumer). In order to meet this challenge, extensive new features were added placing many new demands on both PSE's and PD's. The added complexity on the PSE side is best expressed comparing the 31 page 802.3bt PSE state machine to the 4 page 802.3at PSE state machine.

Higher Power, Higher Flexibility with 802.3bt

Before 802.3bt, PD's were restricted to receiving power on two wire pairs with a maximum load at the PD interface of 25.5 watts. With 802.3bt, PD's can be designed to draw over 70 watts from four wire pairs and further, PD's may choose to combine that power to one integrated power load or to split it into two autonomous power loads. PSE's are challenged to qualify that PD's can accept 4-pair power and to work with imperfections in cabling and components that may cause 4-pair power to divide between wire pairs unevenly. Power classifications for PD's are expanded from 5 classes in 802.3at to 13 classes in 802.3bt. While 802.3at introduced one mode of PD power demotion, 802.3bt introduces at least 27 modes of PD power demotion whereby PD's are granted less power than requested.

The 802.3bt standard also specifies a new form of PoE Link Layer Discovery Protocol (LLDP) that expands the TLV fields carrying PSE and PD information from 12 to 29 while maintaining PD power allocations with a granularity of 0.1 watt.

Fully Automated Testing with Very High Test Coverage

Given the complexity of a fully compliant 4-Pair 802.3bt PSE, the range of test cases that must be run is so enormous as to prohibit manual testing as a practical solution. The 4-Pair PSE Conformance Test Suite produces over 300 test parameters for each PSE port tested with a maximum possible count of 344 test parameters. The test suite automatically adapts to a wide range of possible PSE implementations and produces a number of implementation-specific test parameters.

The 24 tests that make up the 4-Pair Conformance Test Suite cover **over 92% of the PSE PICS** (conformance check list items) in the IEEE 802.3bt specification while also covering many specification requires that the published PSE PICS overlooked. The 4-Pair PSE Conformance Test Suite is widely used throughout the internetworking community as the industry "norm" for PSE specification compliance.

IEEE 802.3af, 802.3at, 802.3bt Cross-Compatibility

All 802.3bt PSE's must properly recognize and power PD's developed under the 802.3af, 802.3at, and 802.3bt standards. The 4-Pair PSE Conformance Test Suite includes emulations of many PD's including those conforming to the older standards.

Robust Diagnostics and Reporting

The 4-Pair PSE Conformance Test Suite automatically sequences to a pop-up spreadsheet report with full color notations of parameter pass/fail status per port and cross-port statistics for each parameter. The report also includes Sifos proprietary scoring for PSE Safety and PSE Interoperability.



PSE Conformance Tests & Parameters

Detection & Connection Check Probing and Functional Tests

Detection & Conn	ection check Probing and Functional Tests	
det_v	Detection Probe Physical Parameters	
Captures and analyzes PSE detection probe voltages with both valid and slightly non-valid detection signatures emulating single and dual signature PD's.		
Open_Circuit_Voc_A	Peak Open Circuit Detection Voltage on Alt-A Pairset	
Open_Circuit_Voc_B	Peak Open Circuit Detection Voltage on Alt-B Pairset	
Backoff_Voltage_A	IDLE State voltage during detection backoff on the Alt-A Pairset	
Backoff_Voltage_B	IDLE State voltage during detection backoff on the Alt-A Pairset	
Backoff_Voltage_Ss	IDLE State voltage during Single Signature detection backoff across both Pairsets (as a single signature PD would detect it)	
Max_Det_Step_V_A	Maximum Detection Voltage with Valid Detection Signature - Alt-A Pairset	
Max_Det_Step_V_B	Maximum Detection Voltage with Valid Detection Signature - Alt-B Pairset	
Min_Det_Step_V_A	Minimum Valid Step Voltage with Valid Detection Signature - Alt-A Pairset	
Min_Det_Step_V_B	Minimum Valid Step Voltage with Valid Detection Signature - Alt-B Pairset	
Det_Step_Changes_A	Count of Detection Step Transitions on the Alt-A Pairset	
Det_Step_Changes_B	Count of Detection Step Transitions on the Alt-B Pairset	
Min_Step_DV_A	Detection Step Magnitude from Max Voltage to Min Voltage - Alt-A Pairset	
Min_Step_DV_B	Detection Step Magnitude from Max Voltage to Min Voltage - Alt-A Pairset	
Pre-Det_CC_Step_V_A	Magnitude of any non-802 pre-detection signaling on the Alt-A Pairset	
Pre-Det_CC_Step_V_B	Magnitude of any non-802 pre-detection signaling on the Alt-A Pairset	
det_cc	Connection Check Probe Physical Parameters	
Captures and analyzes PSE 4-pair connection check probe voltages with both valid and slightly non-valid detection signatures emulating single and dual signature PD's.		
Presumed_CC_DET_SEQ	CC_DET_SEQ as described by the 802.3bt PSE State Machine, derived from observations of signaling at the PSE physical interface.	
Conn_Chk_SS_V_A	Peak connection check voltage on the Alt-A Pairset with Single Signature	
Conn_Chk_SS_V_B	Peak connection check voltage on the Alt-B Pairset with Single Signature	
Conn_Chk_DS_V_A	Peak connection check voltage on the Alt-A Pairset with Dual Signature	
Conn_Chk_DS_V_B	Peak connection check voltage on the Alt-B Pairset with Dual Signature	
High_Signature_CC_A	Flag indicating invalid signature compliance to PSE state machine on the Alt-A Pairset. 1 is a PASS, 0 is a FAIL.	
High_Signature_CC_B	Flag indicating invalid signature compliance to PSE state machine on the Alt-B Pairset. 1 is a PASS, 0 is a FAIL	
4Pair_Start_Fail	Flag indication that the 4-Pair PSE failed to produce any signaling on at least one Pairset when a valid PD signature was connected.	
det_i	Detection Current Limiting and Slew Rate	
Measures maximum current sourcing capability from a PSE during detection. This behavior is essential to protecting non-PD's connected to the PSE.		
lsc_Init_A	Peak detection current @ >1.5V on the Alt-A Pairset	
lsc_Init_B	Peak detection current @ >1.5V on the Alt-B Pairset	
lsc_Det_A	Peak detection current @ >2.2V on the Alt-A Pairset	
lsc_Det_B	Peak detection current @ >2.2V on the Alt-B Pairset	
Det_Slew_A	Maximum expected detection voltage slew rate on the Alt-A Pairset	
Det_Slew_B	Maximum expected detection voltage slew rate on the Alt-B Pairset	
det time	Detection & Connection Check Timing	
	and detection / connection check probe timing parameters.	
Detect_Time_Tdet_A	Time from start of detection until end of detection on the Alt-A Pairset	
Detect_Time_Tdet_B	Time from start of detection until end of detection on the Alt-A Pairset	
Backoff_Time_SS	(IDLE state) Time from end of a detection sequence until start of a new detection sequence giver an invalid Single Signature	

Detection & Connection Check Probing and Functional Tests

	Deteotion a comm	control official robing and randitional rests
	Det2Det_Time	CC_DET_SEQ 0, 1, and 3 ONLY: The time duration between the end of detection on the PRI Pairset and the start of detection on the SEC pairset.
	Det+CC_Time	CC_DET_SEQ 2 ONLY: The total time duration of Detection on both pairsets and Connection Check.
	CC2Det_Time	CC_DET_SEQ 0, 3 ONLY: The time from end of Connection Check until start of the first Pairset Detection.
	det_rsource	Detection Source Impedance
		on probe (voltage versus current probing) and determine effective source impedance of a current risk of PSE port powering another PSE port.
	PSE_Detect_Source	PSE Detection Scheme. 0= Voltage probing, 1= Current probing.
	PSE_Source_Zout_A	The source impedance of the Detection probing on the Alt-A Pairset. A pure voltage source will report as 0 $\Omega.$
	PSE_Source_Zout_B	The source impedance of the Detection probing on the Alt-B Pairset. A pure voltage source will report as 0 Ω .
Ī	det_range	Detection Accept and Reject Ranges
ĺ	Assesses the range of accep	table PD signatures given both single and dual signature PD emulations.
	Rgood_Max_Single	Maximum Detection signature resistance that gets powered given a Single Signature PD
	Rgood_Min_Single	Minimum Detection signature resistance that gets powered given a Single Signature PD
	Cgood_Max_Single	Maximum Capacitive signature that gets powered given a Single Signature PD
	Rgood_Max_Dual_A	Maximum Detection signature resistance that gets powered on the Alt-A Pairset given a Dual Signature PD
	Rgood_Max_Dual_B	Maximum Detection signature resistance that gets powered on the Alt-B Pairset given a Dual Signature PD
	Rgood_Min_Dual_A	Minimum Detection signature resistance that gets powered on the Alt-A Pairset given a Dual Signature PD
	Rgood_Min_Dual_B	Minimum Detection signature resistance that gets powered on the Alt-B Pairset given a Dual Signature PD
	Cgood_Max_Dual_A	Maximum Capacitive signature that gets powered on the Alt-A Pairset given a Dual Signature PD
	Cgood_Max_Dual_B	Maximum Capacitive signature that gets powered on the Alt-B Pairset given a Dual Signature PD
	cc_response	Connection Check Validity
		check performed by a 4-pair PSE properly resolves single versus dual signature PD ses PSE response to a 2-pair PD connection.
	Single_Sig_Response	Flag indicating that the PSE properly characterized a Single Signature PD prior to powering. 1= Success, 0= Failure.
	Dual_Sig_Response	Flag indicating that the PSE properly characterized a Dual Signature PD prior to powering. 1= Success, 0= Failure.
	2Pair_PD_A	Flag indicating the count of Pairsets powered when a valid PD signature is connected only on the Alt-A Pairset. 0= No Pairsets powered, 1= Alt-A Pairset powered, 2= both pairsets powered.
	2Pair_PD_B	Flag indicating the count of Pairsets powered when a valid PD signature is connected only on the Alt-B Pairset. 0= No Pairsets powered, 1= Alt-A Pairset powered, 2= both pairsets powered.

class_v	Classification Voltages
Captures and analyzes PSE to power-up. Also analyzes	classification and class probe voltage levels, focusing on only the final classification performed prior class probe reset where presented.
Vclass_max_SS	Maximum Class Event Voltage measured as the peak of both pairsets given a Single Signature PD emulation
Vclass_min_SS	Minimum Class Event Voltage measured as the peak of both pairsets given a Single Signature PD emulation
Vmark_SS	Median Mark region voltage from the peak of both pairsets given a Single Signature PD emulation
Vreset_SS	If the PSE utilizes a Class Probe given Single Signature PD connection, this is the maximum voltage following the completion of the class probe until the start of Event 1 Classification. Reports -1 if there is no class reset.
Vclass_max_DSA	Maximum Class Event Voltage on the Alt-A Pairset given a Dual Signature PD emulation
Vclass_max_DSB	Maximum Class Event Voltage on the Alt-B Pairset given a Dual Signature PD emulation
Vclass_min_DSA	Minimum Class Event Voltage on the Alt-A Pairset given a Dual Signature PD emulation
Vclass_min_DSB	Minimum Class Event Voltage on the Alt-B Pairset given a Dual Signature PD emulation
Vmark_DSA	Median Mark region voltage on the Alt-A Pairset given a Dual Signature PD emulation
Vmark_DSB	Median Mark region voltage on the Alt-B Pairset given a Dual Signature PD emulation
Vreset_DSA	If the PSE utilizes a Class Probe given Dual Signature PD connection, this is the maximum voltage following the completion of the class probe until the start of Event 1 Classification on the Alt-A Pairset. Reports -1 if there is no class reset.
Vreset_DSB	If the PSE utilizes a Class Probe given Dual Signature PD connection, this is the maximum voltage following the completion of the class probe until the start of Event 1 Classification on the Alt- A Pairset. Reports -1 if there is no class reset.
class_time	Classification Timing
Captures and analyzes PSE	classification signal timing, focusing on only the final classification performed prior to power-up.
Vclass_max_SS	Maximum Class Event Voltage measured as the peak of both pairsets given a Single Signature PD emulation
Vclass_min_SS	Minimum Class Event Voltage measured as the peak of both pairsets given a Single Signature PD emulation
Vmark_SS	Median Mark region voltage from the peak of both pairsets given a Single Signature PD emulation
Vreset_SS	If the PSE utilizes a Class Probe given Single Signature PD connection, this is the maximum voltage following the completion of the class probe until the start of Event 1 Classification. Reports -1 if there is no class reset.
Vclass_max_DSA	Max. Class Event Voltage on the Alt-A Pairset given Dual Signature PD emulation
Vclass_max_DSB	Max. Class Event Voltage on the Alt-B Pairset given Dual Signature PD emulation
Vclass_min_DSA	Min. Class Event Voltage on the Alt-A Pairset given Dual Signature PD emulation
Vclass_min_DSB	Min. Class Event Voltage on the Alt-B Pairset given Dual Signature PD emulation
Vmark_DSA	Median Mark region voltage on the Alt-A Pairset given Dual Signature PD emulation
Vmark_DSB	Median Mark region voltage on the Alt-B Pairset given Dual Signature PD emulation
Vreset_DSA	If the PSE utilizes a Class Probe given Dual Signature PD connection, this is the maximum voltage following the completion of the class probe until the start of Event 1 Classification on the Alt-A Pairset. Reports -1 if there is no class reset.
Vreset_DSB	If the PSE utilizes a Class Probe given Dual Signature PD connection, this is the maximum voltage following the completion of the class probe until the start of Event 1 Classification on the Alt- A Pairset. Reports -1 if there is no class reset.
Class_Probe_SS	Flag indicating if a Class Probe is discovered given a Single Signature PD. 1= Class Probe Discovered, 0= No Class Probe.
EV_Count_7_SS	Class Event Count in response to Class 7 (Single Signature) PD on either the Alt-A or Alt-B pairset.
Long_EV1_Time_SS	Duration of Event #1 (LCE) Class Pulse prior to power-up given a Single Signature PD connection.
Min_Class_EV_Time_SS	Minimum duration of any non-LCE Class Event prior to power-up given a Single Signature PD.
Max_Class_EV_Time_SS	Maximum duration of any non-LCE Class Event prior to power-up given a Single Signature PD.
Min_Mark_EV_Time_SS	Minimum duration of any non-final Mark Event prior to power-up given a Single Signature PD.
Max_Mark_EV_Time_SS	Maximum duration of any non-final Mark Event prior to power-up given a Single Signature PD.
Final_Mark_EV_Time_SS	Duration of the final Mark Event leading into Power-Up given a Single Signature PD.

CI_Prb_Reset_Time_SS	If the PSE utilizes a Class Probe given Single Signature PD connection, this is the time duration from end-of-Class-Probe until start of Event #1. Set to -1 if no class probing.
Class_Probe_DA	Flag indicating if a Class Probe is discovered on the Alt-A Pairset given a Dual Signature PD. 1= Class Probe Discovered, 0= No Class Probe.
EV_Count_5D_DA	Class Event Count on the Alt-A Pairset in response to a Dual Class 5 PD
Long_EV1_Time_DA	Duration of Event #1 (LCE) Class Pulse prior to power-up on the Alt-A Pairset given a Dual Signature PD connection.
Min_Class_EV_Time_DA	Minimum duration of any non-LCE Class Event on the Alt-A Pairset prior to power-up given a Dual Signature PD.
Max_Class_EV_Time_DA	Maximum duration of any non-LCE Class Event on the Alt-A Pairset prior to power-up given a Dual Signature PD.
Min_Mark_EV_Time_DA	Minimum duration of any non-final Mark Event on the Alt-A Pairset prior to power-up given a Dual Signature PD.
Max_Mark_EV_Time_DA	Maximum duration of any non-final Mark Event on the Alt-A Pairset prior to power-up given a Dual Signature PD.
Final_Mark_EV_Time_DA	Duration of the final Mark Event on the Alt-A Pairset leading into Power-Up given a Dual Signature PD.
CI_Prb_Reset_Time_DA	If the PSE utilizes a Class Probe on the Alt-A Pairset given a Dual Signature PD connection, this is the time duration from end-of-Class-Probe until start of Event #1. Set to -1 if no class probing.
Class_Probe_DB	Flag indicating if a Class Probe is discovered on the Alt-B Pairset given a Dual Signature PD. 1= Class Probe Discovered, 0= No Class Probe.
EV_Count_5D_DB	Class Event Count on the Alt-B Pairset in response to a Dual Class 5 PD
Long_EV1_Time_DB	Duration of Event #1 (LCE) Class Pulse prior to power-up on the Alt-B Pairset given a Dual Signature PD connection.
Min_Class_EV_Time_DB	Minimum duration of any non-LCE Class Event on the Alt-B Pairset prior to power-up given a Dual Signature PD.
Max_Class_EV_Time_DB	Maximum duration of any non-LCE Class Event on the Alt-B Pairset prior to power-up given a Dual Signature PD.
Min_Mark_EV_Time_DB	Minimum duration of any non-final Mark Event on the Alt-B Pairset prior to power-up given a Dual Signature PD.
Max_Mark_EV_Time_DB	Maximum duration of any non-final Mark Event on the Alt-B Pairset prior to power-up given a Dual Signature PD.
Final_Mark_EV_Time_DB	Duration of the final Mark Event on the Alt-B Pairset leading into Power-Up given a Dual Signature PD.
CI_Prb_Reset_Time_DB	If the PSE utilizes a Class Probe on the Alt-B Pairset given a Dual Signature PD connection, this is the time duration from end-of-Class-Probe until start of Event #1. Set to -1 if no class probing.
class_response	PSE Classification Responses to All PD Types
Evaluates DEE responses to	a variaty of PD types including both single and duel signature. Assasses mayimum neuror PSE will

Evaluates PSE responses to a variety of PD types including both single and dual signature. Assesses maximum power PSE will grant at power-up and PSE 2-pair powering behavior.

Class_3_Count	Class Event count in response to Class 3 (Single Signature) PD
Class_4_Count	Class Event count in response to Class 4 (Single Signature) PD
Class_5_Count	Class Event count in response to Class 5 (Single Signature) PD
Class_6_Count	Class Event count in response to Class 6 (Single Signature) PD
Class_7_Count	Class Event count in response to Class 7 (Single Signature) PD
Class_8_Count	Class Event count in response to Class 8 (Single Signature) PD
Class_2D_Count_A	Class Event count on the Alt-A Pairset in response to a Dual Class 2 PD
Class_2D_Count_B	Class Event count on the Alt-B Pairset in response to a Dual Class 2 PD
Class_3D_Count_A	Class Event count on the Alt-A Pairset in response to a Dual Class 3 PD
Class_3D_Count_B	Class Event count on the Alt-B Pairset in response to a Dual Class 3 PD
Class_4D_Count_A	Class Event count on the Alt-A Pairset in response to a Dual Class 4 PD
Class_4D_Count_B	Class Event count on the Alt-B Pairset in response to a Dual Class 4 PD
Class_5D_Count_A	Class Event count on the Alt-A Pairset in response to a Dual Class 5 PD
Class_5D_Count_B	Class Event count on the Alt-B Pairset in response to a Dual Class 5 PD
Max_SS_Class	Maximum Single Signature PD Class that the PSE will assign at power-up
Max_DS_Class	Maximum Dual Signature PD Class that both Alt-A and Alt-B Pairsets will assign at power-up
Init_Grant_Match	Flag indicating that the maximum power granted to Dual Signature PD's corresponds to the

6

	-
	maximum power granted to Single Signature PD's. 1= Correspondance, 0 = Inconsistent Flag indicating which Pairset gets 2-Pair powered if and when the PSE performs 2-Pair powering.
2-Pair_Pairset	Set to 0 if PSE always 4-Pair powers, 1 if Alt-A Pairset powered, 2 if Alt-B Pairset powered.
PRI_4pr_Pairset	Primary (PRI) Pairset where Classification occurs given Single Signature PD connection. 1= Alt-A Pairset, 2= Alt-B Pairset, 12= Either Pairset.
class_err	PSE Processing of Deviant Class Signatures
Evaluates PSE current limitin invalid class signature sequer	g to very high class and mark loads and PSE powering response to current limited signatures and to nces.
Class_llim_A	Classification Event current limit on the Alt-A Pairset.
Class_llim_B	Classification Event current limit on the Alt-B Pairset.
Pwr_Cl_52_SS	Flag indicating if PSE powers a 52mA Class signature given a Single Signature PD. 0= No Powe 1= Power Applied.
Pwr_CI_52_DSA	Flag indicating if PSE powers the Alt-A Pairset a 52mA Class signature given a Dual Signature PD. 0= No Power. 1= Power Applied.
Pwr_Cl_52_DSB	Flag indicating if PSE powers the Alt-B Pairset a 52mA Class signature given a Dual Signature PD. 0= No Power. 1= Power Applied.
Mark_Ilim_A	Mark Event current limit on the Alt-A Pairset.
Mark_Ilim_B	Mark Event current limit on the Alt-B Pairset.
Inval_Sig_EV2_SS	Flag indicating if the PSE powers an uneven 2-Event classification given a Single Signature PD where Event 1 is 40mA, Event 2 is 18 mA. 0 = No Power, 1= Power Applied. =0 for 1-Event PSE.
Inval_Sig_EV4_SS	Flag indicating if the PSE powers an uneven 4-Event classification given a Single Signature PD where Event #4 differs from Event #3. 0 = No Power, 1= Power Applied. =0 for < 4-Event PSE.
Inval_Sig_EV5_SS	Flag indicating if the PSE powers an uneven 5-Event classification given a Single Signature PD where Event #5 differs from Event #4. 0 = No Power, 1= Power Applied. =0 for < 5-Event PSE.
Inval_Sig_EV2_DSA	Flag indicating if the PSE powers the Alt-A Pairset following an uneven 2-Event classification given a Dual Signature PD. 0 = No Power, 1= Power Applied.
Inval_Sig_EV2_DSB	Flag indicating if the PSE powers the Alt-B Pairset following an uneven 2-Event classification given a Dual Signature PD. 0 = No Power, 1= Power Applied. =0 for 1-Event PSE.
Inval_Sig_EV4_DSA	Flag indicating if the PSE powers the Alt-A Pairset following an uneven 4-Event classification where Event #4 differs from Event #3 given a Dual Signature PD. 0 = No Power, 1= Power Applied.
Inval_Sig_EV4_DSB	Flag indicating if the PSE powers the Alt-B Pairset following an uneven 4-Event classification where Event #4 differs from Event #3 given a Dual Signature PD. 0 = No Power, 1= Power Applied.
class_lldp	LLDP Protocol & Power Grant Testing Emulating Single Signature PD's
Assesses 802.3bt PSE LLDP signature PD's.	(29 octet) basic protocol fields, protocol timing, and power request processing for 802.3bt single
PSE_LLDP_Time_SS	Time from Power On to 1st LLDP Frame1 = No Frame Received < 45 seconds
LLDP_Length	TLV Length Field. 29 for 802.3bt
PSE_Pwr_Pair	MDI Legacy Powered Pair. Confirm the value of either 1 or 2. All other values fail. Value = 1 means the Signal Pairs are in use. Value = 2 means the Spare Pairs are in use.
PSE_MDI_Pwr_Sup	MDI Power Support Field. 4 bit value where bits 0-2 are set and bit 3 is don't care.
PSE_Pwr_Class	MDI 802.3at PSE Class Support. Class 4 and above will specify 4
PSE_Source_Priority	MDI 802.3at Type-Source-Priority field. If PSE is Type-3 and Type-4 it will specify Type-2
PSE_Ext_Type	Extended PSE Type. Either Type-3 or Type-4
PSE_Ext_Status_SS	Powering Status of PSE. =41 if set to Both_Alts and 4pr_Pwr_Single =21 if et to Alt_A or Alt_B and 2pr_Pwr. Otherwise set to 0.
PSE_Ext_Class_SS	Assigned Class available from the PSE. =41 if Class between 1 and 8 and 4pr_Pwr_Single. =21 if Class between 1 and 4 and 2pr_Pwr. Otherwise set to 0
PSE_Max_Pwr_SS	Reported PSE maximum available port power. There are no restrictions on this value.
	Flag indicating that PSE allows extended power allocations to a Class 6 PD.
PSE_Class_6_Ext_Pwr	If PSE_Max_Pwr_SS reports > 51.0 watts, a class 6 LLDP power request exceeding 51.0 watts is performed. 0 = Power Allocation limited to 51.0 watts and 1= Power Allocation exceeded 51.0 watts.
PSE_Pwr_Class_DS	Value of the Dual-sig Extended Class for Alt-A and Alt-B. Set to 1 if both TLVs are set to Single

	Signature otherwise set to 0.
PSE_Echo_Time_1SS	Time from a PD request for an initial power until the frame containing the Echo of that request is received
PSE_Alloc_Time_1SS	Time from a PD request for an initial power until the frame containing the Allocation of that request is received
PSE_Alloc_LowPwr_1SS	Power Allocated by the PSE when requesting an initial power
PSE_Echo_Time_2SS	Time from a PD request for a change to the max power available until the frame containing the Echo of that request is received
PSE_Alloc_Time_2SS	Time from a PD request for a change to the max power available until the frame containing the Allocation of that request is received
PSE_Alloc_MaxPwr_2SS	Indicates Power was Allocated by the PSE when requesting a change to the max power available. =1 if Allocated, =0 if Not Allocated
Link_Down_Shutdown	Disconnect the LAN. Set to 1 if Power NOT removed. 0 if Power removed
class_lldp2	LLDP Protocol & Power Grant Testing Emulating Dual Signature PD's
Assesses 802.3bt PSE LLDP signature PD's.	(29 octet) basic protocol fields, protocol timing, and power request processing for 802.3bt dual
PSE_LLDP_Time_DS	Time from Power On to 1st LLDP Frame1 = None Received < 45 sec.
	Powering Status of PSE.
PSE_Ext_Status_DS	=42 if set to Both_Alts and 4pr_Pwr_Dual
	=21 if et to Alt_A or Alt_B and 2pr_Pwr. Otherwise set to 0.
DEE Ext Class DEA	Assigned Class available from the PSE on Alt-A.
PSE_Ext_Class_DSA	=42 if Class between 1 and 5 and 4pr_Pwr_Dual. =21 if Class between 1 and 4 and 2pr_Pwr. Otherwise set to 0
	Assigned Class available from the PSE on Alt-B.
PSE_Ext_Class_DSB	=42 if Class between 1 and 5 and 4pr_Pwr_Dual.
	=21 if Class between 1 and 4 and 2pr_Pwr. Otherwise set to 0
PSE_Max_Pwr_DS	Reported PSE maximum available port power. There are no restrictions on this value. Value is the sum of both pairsets.
PSE_Pwr_Class_SS	Value of the Single-sig Extended Class for Alt-A and Alt-B. Set to 1 if TLV is set to Single Signature otherwise set to 0.
PSE_Echo_Time_1DS	Time from a PD request for a change to a low power until the frame containing the Echo of that request is received
PSE_Alloc_Time_1DS	Time from a PD request for a change to a low power until the frame containing the Allocation of that request is received
PSE_Alloc_LowPwr_1DSA	Power Allocated on Alt-A by the PSE when requesting a change to a low power
PSE_Alloc_LowPwr_1DSB	Power Allocated on Alt-B by the PSE when requesting a change to a low power
PSE_Echo_Time_2DS	Time from a PD request for a change to the max power available until the frame containing the Echo of that request is received
PSE_Alloc_Time_2DS	Time from a PD request for a change to the max power available until the frame containing the Allocation of that request is received
PSE_Alloc_MaxPwr_2DSA	Indicates Power was Allocated on Alt-A by the PSE when requesting a change to the max power available. =1 if Allocated, =0 if Not Allocated
PSE_Alloc_MaxPwr_2DSB	Indicates Power was Allocated on Alt-B by the PSE when requesting a change to the max power available. =1 if Allocated, =0 if Not Allocated
PSE_Alloc_Limit_DS	Flag indicating if PSE will over-allocate to a Class 3 D power-up. 1 = max allocation consistent with assigned pairset classe. 0= allocation exceeded pairset assigned classes.

Power-Up Processes

pwrup_time P	ower-Up Timing Parameters
Measures power-up rise t	me and time delay from completion of detection until POWER_ON state.
Pwr_On_Time_Tpon_SS	Time duration from the end of Detection and Connection Check until the end of the POWER_UP state given a Single Signature PD.
Pwr_On_Time_Tpon_DS	Time duration from the end of Detection and Connection Check until the end of the POWER_UP state on the Alt-A Pairset given a Dual Signature PD.
Pwr_On_Time_Tpon_D	B Time duration from the end of Detection and Connection Check until the end of the POWER_UP

Power-Up Processes

pwrup_inrush	PSE Current Limiting Behaviors During Power-Up
Pwr_Stagger_Time_DS	Time duration between primary (PRI) Pairset power-up and secondary (SEC) pairset power-up given Dual Signature PD. Set to 0 for simultaneous power-ups and to -1 for 2-pair power-ups.
Pwr_Stagger_Time_SS5	Time duration between primary (PRI) Pairset power-up and secondary (SEC) pairset power-up given Single Signature Class 5. Set to 0 for simultaneous power-ups and to -1 for 2-pair power-ups.
Pwr_Stagger_Time_SS4	Time duration between primary (PRI) Pairset power-up and secondary (SEC) pairset power-up given Single Signature Class 4. Set to 0 for simultaneous power-ups and to -1 for 2-pair power-ups.
Pwrup_Rise_Time_B	Estimated time (µsec) for the Alt-B Pairset to transit from 10% of Vpse to 90% of Vpse while applying power.
Pwrup_Rise_Time_A	Estimated time ($\mu\text{sec})$ for the Alt-A Pairset to transit from 10% of Vpse to 90% of Vpse while applying power.
	state on the Alt-B Pairset given a Dual Signature PD.

Evaluates PSE current limiting and inrush overload tolerance parameters. Assures compliance to 802.3bt figure 145-22, Ilnrush current and timing limits in the POWER_UP state.

current and unning innus in the FV	OWER_OF State.
linrush_min_Class_3	Minimum 4-Pair Inrush current from power-up until 50msec after power-up given Single Signature Class 3 PD
linrush_min_Class_5	Minimum 4-Pair Inrush current from power-up until 50msec after power-up given Single Signature Class 5 PD
linrush_min_Class_7	Minimum 4-Pair Inrush current from power-up until 50msec after power-up given Single Signature Class 7 PD
linrush_min_Class_1D_A	Minimum Alt-A Pairset Inrush current from power-up until 50msec after power-up given Dual Signature Class PD
linrush_min_Class_1D_B	Minimum Alt-B Pairset Inrush current from power-up until 50msec after power-up given Dual Signature Class PD
linrush_4P_max_Class_3	Maximum 4-Pair Inrush current from 1msec after power-up until shutdown given a Single Signature Class 3 PD
linrush_4P_max1_Class_5	Maximum 4-Pair Inrush current from 1msec after power-up until shutdown given a Single Signature Class 5 PD and given a PSE that grants a maximum of Class 4 power.
linrush_4P_max2_Class_5	Maximum 4-Pair Inrush current from 1msec after power-up until shutdown given a Single Signature Class 5 PD and given a PSE that grants greater than Class 4 power.
linrush_4P_max1_Class_7	Maximum 4-Pair Inrush current from 1msec after power-up until shutdown given a Single Signature Class 7 PD and given a PSE that grants a maximum of Class 4 power.
linrush_4P_max2_Class_7	Maximum 4-Pair Inrush current from 1msec after power-up until shutdown given a Single Signature Class 7 PD and given a PSE that grants greater than Class 4 power.
linrush_2P_max_Class_3	Maximum 2-Pair Inrush current from 1msec after power-up until shutdown given a Single Signature Class 3 PD.
linrush_2P_max1_Class_7	Maximum 2-Pair Inrush current from 1msec after power-up until shutdown given a Single Signature Class 7 PD and given a PSE that grants a maximum of Class 4 power.
linrush_2P_max2_Class_7	Maximum 2-Pair Inrush current from 1msec after power-up until shutdown given a Single Signature Class 7 PD and given a PSE that grants greater than Class 4 power.
linrush_2p_max_CI_1D_A	Maximum 2-Pair Inrush current on the Alt-A Pairset from 1msec after power-up until shutdown given a Dual Signature Class 1 PD.
linrush_2p_max_CI_1D_B	Maximum 2-Pair Inrush current on the Alt-B Pairset from 1msec after power-up until shutdown given a Dual Signature Class 1 PD.
Tinrush_minPr_Class_3	Inrush Shutdown Time measured from power-up until power removal given Single Signature Class 3 PD - minimum of the Alt-A and Alt-B Pairsets
Tinrush_maxPr_Class_3	Inrush Shutdown Time measured from power-up until power removal given Single Signature Class 3 PD - maximum of the Alt-A and Alt-B Pairsets
Tinrush_minPr_Class_7	Inrush Shutdown Time measured from power-up until power removal given Single Signature Class 7 PD - minimum of the Alt-A and Alt-B Pairsets
Tinrush_maxPr_Class_7	Inrush Shutdown Time measured from power-up until power removal given Single Signature Class 7 PD - maximum of the Alt-A and Alt-B Pairsets
Tinrush_Class_1D_A	Inrush Shutdown Time measured from power-up until power removal on the Alt-A Pairset given Dual Signature Class 1 PD
Tinrush_Class_1D_B	Inrush Shutdown Time measured from power-up until power removal on the Alt-B Pairset given Dual Signature Class 1 PD

Power-Up Processes

Delay_Inrush_Class_7	Inrush Shutdown Time measured from power-up until power removal on both Pairsets given a Single Signture Class 7 PD and an inrush overload that is delayed by 25msec from power-up
Delay_Inrush_Class_2D_A	Inrush Shutdown Time measured on the Alt-A Pairset from power-up until power removal given a Dual Signture Class 1 PD and an inrush overload that is delayed by 25msec from power-up of the Alt-A Pairset
Delay_Inrush_Class_2D_B	Inrush Shutdown Time measured on the Alt-B Pairset from power-up until power removal given a Dual Signture Class 1 PD and an inrush overload that is delayed by 25msec from power-up of the Alt-B Pairset
45ms_Pwr_Stat_Class_7	Flag indicating if PSE maintained power when a 45msec Inrush current overload is applied given a Single Signature Class 7 PD. 1= Power Maintained, 0= Power Removed.
45ms_Pwr_Stat_Class_2D_A	Flag indicating if PSE maintained power on the Alt-A Pairset when a 45msec Inrush current overload is applied given a Dual Signature Class 2 PD. 1= Power Maintained, 0= Power Removed.
45ms_Pwr_Stat_Class_2D_B	Flag indicating if PSE maintained power on the Alt-B Pairset when a 45msec Inrush current overload is applied given a Dual Signature Class 2 PD. 1= Power Maintained, 0= Power Removed.
Vinrush_Class_2D_A	Inrush voltage on the Alt-A Pairset while the PSE is in current limit.
Vinrush_Class_2D_B	Inrush voltage on the Alt-B Pairset while the PSE is in current limit.

PSE Powered-On Performance and Processes

-SE FOWered-On P	enormance and Frocesses
pwron_v	Powered Port Voltages, Ripple, and Noise
Measures PSE port DC and	AC voltages in response to minimum and maximum power loads.
Vpse_Max_Alt_A	PSE output voltage on the Alt-A Pairset when PSE is powered and lightly loaded (~1W).
Vpse_Max_Alt_B	PSE output voltage on the Alt-B Pairset when PSE is powered and lightly loaded (~1W).
Vpse_Min_Alt_A	PSE output voltage on the Alt-A Pairset when PSE is powered and heavily loaded (~95% of Pclass).
Vpse_Min_Alt_B	PSE output voltage on the Alt-B Pairset when PSE is powered and heavily loaded (~95% of Pclass).
Vport_PSE_diff=	Difference between Alt-A and Alt-B output voltages when PSE is 4-pair powered and has zero mA load.
V_ripple_A	Low frequency (20Hz-150Hz) ripple measured on the Alt-A Pairset when the PSE is powered. Measurement made at both low and high power load with maximum of the two reported.
V_ripple_B	Low frequency (20Hz-150Hz) ripple measured on the Alt-B Pairset when the PSE is powered. Measurement made at both low and high power load with maximum of the two reported.
V_noise_A	High frequency (50KHz-300KHz) noise measured on the Alt-A Pairset when the PSE is powered. Measurement made at both low and high power load with maximum of the two reported.
V_noise_B	High frequency (50KHz-300KHz) noise measured on the Alt-B Pairset when the PSE is powered. Measurement made at both low and high power load with maximum of the two reported.
V_trans_A	Minimum voltage mesured on the Alt-A Pairset during a load transition from ~0.5W to ~Pclass and back over a shor (< 5msec) duration.
V_trans_B	Minimum voltage mesured on the Alt-B Pairset during a load transition from ~0.5W to ~Pclass and back over a shor (< 5msec) duration.
pwron_pwrcap	PSE Port Static Power Capacity
Measures the maximum pow	er delivery capability of a PSE port given various PD Classifications and LLDP power allocations.
Max_Asgn_Class_SS	The maximum classification a PSE will assign to a Single Signature PD through either event counts or LLDP.
Pcon_c1	Maximum sustainded power (in watts) to a Class 1 PD
lcon_%_c1	Maximum sustained load current as a % of Icon for a Class 1 PD, the minimum required load current associated with Pclass . To pass, this should be \geq 100%.
Pcon_c2	Maximum sustainded power (in watts) to a Class 2 PD
con_%_c2	Maximum sustained load current as a % of Icon for a Class 2 PD, the minimum required load current associated with Pclass . To pass, this should be \geq 100%.
Pcon_c3	Maximum sustainded power (in watts) to a Class 3 PD
con_%_c3	Maximum sustained load current as a % of Icon for a Class 3 PD, the minimum required load current associated with Pclass . To pass, this should be \geq 100%.
Pcon_c4	Maximum sustainded power (in watts) to a Class 4 PD
lcon_%_c4	Maximum sustained load current as a % of Icon for a Class 4 PD, the minimum required load
	current associated with Pclass . To pass, this should be $\ge 100\%$.

PSE Powered-On Performance and Processes

Pcon_c5	Maximum sustainded power (in watts) to a Class 5 PD
lcon_%_c5	Maximum sustained load current as a % of Icon for a Class 5 PD, the minimum required load current associated with Pclass . To pass, this should be \geq 100%.
Pcon_c6	Maximum sustainded power (in watts) to a Class 6 PD
lcon_%_c6	Maximum sustained load current as a % of Icon for a Class 6 PD, the minimum required load current associated with Pclass . To pass, this should be \geq 100%.
Pcon_c7	Maximum sustainded power (in watts) to a Class 7 PD
lcon_%_c7	Maximum sustained load current as a % of Icon for a Class 7 PD, the minimum required load current associated with Pclass . To pass, this should be \ge 100%.
Pcon_c8	Maximum sustainded power (in watts) to a Class 8 PD
lcon_%_c8	Maximum sustained load current as a % of Icon for a Class 8 PD, the minimum required load current associated with Pclass . To pass, this should be \geq 100%.
Type_N_Enable	Powering status when a load of ~ 90% \mbox{Pclass} (Icon) is applied at 80 msec following power-up.
Pclass_LLDP_95%	LLDP Granting PSE's Only: Power status when a negotiation for 95% of the maximum available PSE port power is negotiated, then the corresponding PD load with maximum cable loss is applied.
Pclass_LLDP_75%	LLDP Granting PSE's Only: Power status when a negotiation for 75% of the maximum available PSE port power is negotiated, then the corresponding PD load with maximum cable loss is applied.
Max_Asgn_Class_DS	The maximum classifications a PSE will assign to a Dual Signature PD (<u>on both pairsets</u>) through either event counts or LLDP.
Pcon_c1DA	Maximum sustainded power on the Alt-A pairset (in watts) to a Dual Class 1 PD
lcon_%_c1DA	Given a Dual Class 1 PD, the maximum sustained Alt-A load current as a % of Icon_2p , the minimum required load current associated with Pclass_2p . To pass, this should be \ge 100%.
Pcon_c2DB	Maximum sustainded power on the Alt-B pairset (in watts) to a Dual Class 2 PD
lcon_%_c2DB	Given a Dual Class 2 PD, the maximum sustained Alt-B load current as a % of lcon_2p , the minimum required load current associated with Pclass_2p . To pass, this should be \ge 100%.
Pcon_c3DA	Maximum sustainded power on the Alt-A pairset (in watts) to a Dual Class 3 PD
lcon_%_c3DA	Given a Dual Class 3 PD, the maximum sustained Alt-A load current as a % of Icon_2p , the minimum required load current associated with Pclass_2p . To pass, this should be \geq 100%.
Pcon_c4DB	Maximum sustainded power on the Alt-B pairset (in watts) to a Dual Class 4 PD
lcon_%_c4DB	Given a Dual Class 4 PD, the maximum sustained Alt-B load current as a % of lcon_2p , the minimum required load current associated with Pclass_2p . To pass, this should be \ge 100%.
Pcon_c5DA	Maximum sustainded power on the Alt-A pairset (in watts) to a Dual Class 4 PD
lcon_%_c5DA	Given a Dual Class 4 PD, the maximum sustained Alt-A load current as a % of lcon_2p , the minimum required load current associated with Pclass_2p . To pass, this should be \ge 100%.
pwron_unbal	PSE Port Pair-to-Pair Unbalance Tolerance

Assesses PSE ability to support worst case pairset-to-pairset unbalanced loading given single signature PD emulations.

pseP2pUnbal_c4A	If a PSE powers Class 4 with 4-Pairs: The powering status when a total load of ~90% Icon is shifted onto the Alt-A pairset and the load current on the Alt-B pairset is zero mA. 0= Unpowered, 1= Powered.
pseP2pUnbal_c4B	If a PSE powers Class 4 with 4-Pairs: The powering status when a total load of ~90% Icon is shifted onto the Alt-B pairset and the load current on the Alt-A pairset is zero mA. 0= Unpowered, 1= Powered.
pseP2pUnbal_c5A pseP2pUnbal_c6A pseP2pUnbal_c7A pseP2pUnbal_c8A	The powering status when a total load of ~90% Icon is split such that the Alt-A pairset gets Icon_2p_unb and the Alt-B pairset gets the remaining load current (90% * Icon - Icon_2p_unb). Icon_2p_unb = 560mA for assigned class 5, 692mA for assigned class 6, 794mA for assigned class 7, and 948mA for assigned class 8. 0= Unpowered, 1= Powered.
pseP2pUnbal_c5B pseP2pUnbal_c6B pseP2pUnbal_c7B pseP2pUnbal_c8B	The powering status when a total load of ~90% Icon is split such that the Alt-B pairset gets Icon_2p_unb and the Alt-A pairset gets the remaining load current (90% * Icon - Icon_2p_unb). Icon_2p_unb = 560mA for assigned class 5, 692mA for assigned class 6, 794mA for assigned class 7, and 948mA for assigned class 8. 0= Unpowered, 1= Powered.

PSE Powered-On Performance and Processes

pwron_maxi	PSE Response to Maximum Overloads							
Evaluates PSE characteristics 24 of the 802.3bt specification	with respect to the POWER_ON state PI operating current templates in Figures 145-23 and 145-							
llim_2p_max_SSA	Maximum pairset current measured during "short circuit" overload from the maximum single							
llim_2p_max_SSB	signature class PD that the PSE will grant full power to. Assessed on both the Alt-A and Alt-B pairsets.							
	Time from short circuit overload assertion until first pairset shutdown.							
Tlim_SS	The low side of this parameter is not enforceable because the standard allows that when PSE output voltage drops below Vport_pse_2p (Min), the PSE may remove power without regard to Tlim. A PSE that is limiting output current would almost certainly drop output voltage below Vport_pse_2p (min).							
llim_2p_max_DSA	Maximum pairset current measured during "short circuit" overload from the maximum dual							
llim_2p_max_DSB	signature class PD that the PSE will grant full power to. Assessed on both the Alt-A and Alt-B pairsets.							
Tlim_DSA	Time from short circuit overload assertion until Alt-A pairset shutdown. See Tlim_SS above.							
Tlim_DSB	Time from short circuit overload assertion until Alt-B pairset shutdown. See Tlim_SS above.							
llim_min_cAB3	Minimum current sustained with Ilim_min_2p (400mA) applied to Alt-A, then to Alt-B pairsets for Tlim_min . Reports the minimum of both pairsets.							
Max_trans_c3	PSE Powering status 100msec after class 3 llim_min_2p transient was applied for Tlim_min on each pairset. 1= PSE did not remove power. 0= Power was removed.							
llim_min_cAB4	Minimum current sustained with Ilim_min_2p (684mA) applied to Alt-A, then to Alt-B pairsets for Tlim_min . Reports the minimum of both pairsets.							
Max_trans_c4	PSE Powering status 100msec after class 4 llim_min_2p transient was applied for Tlim_min on each pairset. 1= PSE did not remove power. 0= Power was removed.							
llim_min_cAB5	Minimum current sustained with Ilim_min_2p (580mA) applied simultaneously to Alt-A and Alt B pairsets for Tlim_min . Reports the minimum of both pairsets.							
Max_trans_c5	PSE Powering status 100msec after class 5 Ilim_min_2p transient was applied for Tlim_min on both pairsets. 1= PSE did not remove power. 0= Power was removed.							
llim_min_cAB6	Minimum current sustained with Ilim_min_2p (720mA) applied Alt-A and Alt-B pairsets for Tlim_min. Reports the minimum of both pairsets.							
Max_trans_c6	PSE Powering status 100msec after class 6 llim_min_2p transient was applied for Tlim_min on both pairsets. 1= PSE did not remove power. 0= Power was removed.							
llim_min_cAB7	Minimum current sustained with Ilim_min_2p (850mA) applied Alt-A and Alt-B pairsets for Tlim_min . Reports the minimum of both pairsets.							
Max_trans_c7	PSE Powering status 100msec after class 7 Ilim_min_2p transient was applied for Tlim_min on both pairsets. 1= PSE did not remove power. 0= Power was removed.							
llim_min_cAB8	Minimum current sustained with Ilim_min_2p (1005mA) applied Alt-A and Alt-B pairsets for Tlim_min . Reports the minimum of both pairsets.							
Max_trans_c8	PSE Powering status 100msec after class 8 llim_min_2p transient was applied for Tlim_min on both pairsets. 1= PSE did not remove power. 0= Power was removed.							
llim_min_cAB3D	Minimum current sustained with Ilim_min_2p (400mA) applied Alt-A and Alt-B pairsets for Tlim_min . Reports the minimum of both pairsets.							
Max_trans_c3D	PSE Powering status 100msec after dual class 3 Ilim_min_2p transient was applied for Tlim_min on both pairsets. 1= PSE did not remove power. 0= Power was removed.							
llim_min_cAB4D	Minimum current sustained with Ilim_min_2p (684mA) applied Alt-A and Alt-B pairsets for Tlim_min . Reports the minimum of both pairsets.							
Max_trans_c4D	PSE Powering status 100msec after dual class 4 Ilim_min_2p transient was applied for Tlim_min on both pairsets. 1= PSE did not remove power. 0= Power was removed.							
llim_min_cAB5D	Minimum current sustained with Ilim_min_2p (990mA) applied Alt-A and Alt-B pairsets for Tlim_min . Reports the minimum of both pairsets.							
Max_trans_c5D	PSE Powering status 100msec after dual class 5 Ilim_min_2p transient was applied for Tlim_min on both pairsets. 1= PSE did not remove power. 0= Power was removed.							
Vtrans_2p_A	Minimum Alt-A voltage in response to a maximum transient overload (Ilim_min) of 250usec duration from the maximum class PD a PSE will grant full power to.							
Vtrans_2p_B	Minimum Alt-B voltage in response to a maximum transient overload (Ilim_min) of 250usec duration from the maximum class PD a PSE will grant full power to.							
lport_max_type3	Flag indicating power removed from both pairsets of Type-3 PSE with 852mA per pairset for >							

PSE Powered-On Performance and Processes

Iport_max_type4Flag indicating power removed from both pairsets of Type-4 PSE with 1302 75 msec. 0= Power removed, 1= Powered after 75 msec.Ilps_typeFlag indicating power removed from both pairsets of Type-4 PSE with Max per pairset for > 4 sec. Maximum LPS current is the current that restricts F output. 0= Power removed, 1= Powered after 4 sec.pwron_overIdPSE Response to Maximum PD Power TransientsAssesses powered PSE port behaviors with respect to Ipeak, the maximum power overload allowed to a PD a Equation 145-11 of the 802.3bt standard.Ipeak_c1Flag indicating if the PSE maintains power following an Ipeak current trans Tcut_min (50msec) to a Class 1 PD. 1= Powered, 0= Not powered.Ipeak_c2Flag indicating if the PSE maintains power following an Ipeak current trans Tcut_min (50msec) to a Class 3 PD. 1= Powered, 0= Not powered.Vport_Ipeak_c3Minimum voltage during Ipeak Class 3 transient.Ipeak_5%DC_c3Flag indicating if the PSE maintains power following an Ipeak current trans Tclass 3 PD. 1= Powered, 0= Not powered.Ipeak_c4Flag indicating if the PSE maintains power following an Ipeak current trans Tcut_min (50msec) to a Class 3 PD. 1= Powered, 0= Not powered.	imum LPS current PSE to <100 Watt as defined in sient of duration sient of duration sient of duration nt load of Ipeak to a sient of duration
Ilps_typeper pairset for > 4 sec. Maximum LPS current is the current that restricts F output. 0= Power removed, 1= Powered after 4 sec.pwron_overIdPSE Response to Maximum PD Power TransientsAssesses powered PSE port behaviors with respect to Ipeak, the maximum power overload allowed to a PD a Equation 145-11 of the 802.3bt standard.Ipeak_c1Flag indicating if the PSE maintains power following an Ipeak current trans Tcut_min (50msec) to a Class 1 PD. 1= Powered, 0= Not powered.Ipeak_c2Flag indicating if the PSE maintains power following an Ipeak current trans Tcut_min (50msec) to a Class 2 PD. 1= Powered, 0= Not powered.Ipeak_c3Flag indicating if the PSE maintains power following an Ipeak current trans Tcut_min (50msec) to a Class 3 PD. 1= Powered, 0= Not powered.Vport_Ipeak_c3Minimum voltage during Ipeak Class 3 transient.Ipeak_5%DC_c3Flag indicating if PSE maintains power following a 5% duty cylcle transien Class 3 PD. 1= Powered, 0= Not powered.Ipeak_c4Flag indicating if the PSE maintains power following an Ipeak current trans	PSE to <100 Watt as defined in sient of duration sient of duration sient of duration nt load of Ipeak to a sient of duration
Assesses powered PSE port behaviors with respect to Ipeak, the maximum power overload allowed to a PD a Equation 145-11 of the 802.3bt standard.Ipeak_c1Flag indicating if the PSE maintains power following an Ipeak current trans Tcut_min (50msec) to a Class 1 PD. 1= Powered, 0= Not powered.Ipeak_c2Flag indicating if the PSE maintains power following an Ipeak current trans Tcut_min (50msec) to a Class 2 PD. 1= Powered, 0= Not powered.Ipeak_c3Flag indicating if the PSE maintains power following an Ipeak current trans Tcut_min (50msec) to a Class 3 PD. 1= Powered, 0= Not powered.Vport_Ipeak_c3Minimum voltage during Ipeak Class 3 transient.Ipeak_5%DC_c3Flag indicating if the PSE maintains power following an Ipeak current trans Class 3 PD. 1= Powered, 0= Not powered.Ipeak_c4Flag indicating if the PSE maintains power following a soft duty cylcle transient	sient of duration sient of duration sient of duration nt load of Ipeak to a sient of duration
Equation 145-11 of the 802.3bt standard. Ipeak_c1 Flag indicating if the PSE maintains power following an Ipeak current trans Tcut_min (50msec) to a Class 1 PD. 1= Powered, 0= Not powered. Ipeak_c2 Flag indicating if the PSE maintains power following an Ipeak current trans Tcut_min (50msec) to a Class 2 PD. 1= Powered, 0= Not powered. Ipeak_c3 Flag indicating if the PSE maintains power following an Ipeak current trans Tcut_min (50msec) to a Class 3 PD. 1= Powered, 0= Not powered. Vport_Ipeak_c3 Minimum voltage during Ipeak Class 3 transient. Ipeak_5%DC_c3 Flag indicating if the PSE maintains power following a 5% duty cylcle transien Class 3 PD. 1= Powered, 0= Not powered. Ipeak_c4 Flag indicating if the PSE maintains power following a n Ipeak current trans	sient of duration sient of duration sient of duration nt load of Ipeak to a sient of duration
Ipeak_c1Tcut_min (50msec) to a Class 1 PD. 1= Powered, 0= Not powered.Ipeak_c2Flag indicating if the PSE maintains power following an Ipeak current trans Tcut_min (50msec) to a Class 2 PD. 1= Powered, 0= Not powered.Ipeak_c3Flag indicating if the PSE maintains power following an Ipeak current trans Tcut_min (50msec) to a Class 3 PD. 1= Powered, 0= Not powered.Vport_Ipeak_c3Minimum voltage during Ipeak Class 3 transient.Ipeak_5%DC_c3Flag indicating if PSE maintains power following a 5% duty cylcle transien Class 3 PD. 1= Powered.Ipeak_c4Flag indicating if the PSE maintains power following an Ipeak current trans	sient of duration sient of duration nt load of Ipeak to a sient of duration
Ipeak_c3 Tcut_min (50msec) to a Class 2 PD. 1= Powered, 0= Not powered. Ipeak_c3 Flag indicating if the PSE maintains power following an Ipeak current trans Tcut_min (50msec) to a Class 3 PD. 1= Powered, 0= Not powered. Vport_lpeak_c3 Minimum voltage during Ipeak Class 3 transient. Ipeak_5%DC_c3 Flag indicating if PSE maintains power following a 5% duty cylcle transient Class 3 PD. 1= Powered. Ipeak_c4 Flag indicating if the PSE maintains power following an Ipeak current trans	sient of duration nt load of Ipeak to a sient of duration
Ipeak_c3 Tcut_min (50msec) to a Class 3 PD. 1= Powered, 0= Not powered. Vport_lpeak_c3 Minimum voltage during lpeak Class 3 transient. Ipeak_5%DC_c3 Flag indicating if PSE maintains powwer following a 5% duty cylcle transier Class 3 PD. 1= Powered, 0= Not powered. Ipeak_c4 Flag indicating if the PSE maintains power following an lpeak current trans	nt load of Ipeak to a sient of duration
Ipeak_5%DC_c3 Flag indicating if PSE maintains powwer following a 5% duty cylcle transier Class 3 PD. 1= Powered, 0= Not powered. Ipeak_c4 Flag indicating if the PSE maintains power following an Ipeak current trans	ient of duration
Ipeak_5 % DC_C3 Class 3 PD. 1= Powered, 0= Not powered. Ipeak_c4 Flag indicating if the PSE maintains power following an Ipeak current trans	ient of duration
Tcut_min (50msec) to a Class 4 PD	nt load of Ipeak to a
Vport_lpeak_c4 Minimum voltage during lpeak Class 4 transient	nt load of Ipeak to a
Ipeak_5%DC_c4 Flag indicating if PSE maintains powwer following a 5% duty cylcle transier Class 4 PD. 1= Powered, 0= Not powered.	
Ipeak_c5 Flag indicating if the PSE maintains power following an Ipeak current trans Tcut_min (50msec) to a Class 4 PD. 1= Powered, 0= Not powered.	ient of duration
Vport_lpeak_c5 Minimum voltage during lpeak Class 5 transient	
Ipeak_5%DC_c5 Flag indicating if PSE maintains powwer following a 5% duty cylcle transier Class 4 PD. 1= Powered, 0= Not powered.	
Ipeak_c6 Flag indicating if the PSE maintains power following an Ipeak current trans Tcut_min (50msec) to a Class 6 PD. 1= Powered, 0= Not powered.	ient of duration
Vport_lpeak_c6 Minimum voltage during lpeak Class 6 transient	
Ipeak_5%DC_c6 Flag indicating if PSE maintains powwer following a 5% duty cylcle transier Class 6 PD. 1= Powered, 0= Not powered.	
Ipeak_c7 Flag indicating if the PSE maintains power following an Ipeak current trans Tcut_min (50msec) to a Class 7 PD. 1= Powered, 0= Not powered.	ient of duration
Vport_lpeak_c7 Minimum voltage during lpeak Class 7 transient	and the set of the sector of the sec
Ipeak_5%DC_c7 Flag indicating if PSE maintains powwer following a 5% duty cylcle transier Class 7 PD. 1= Powered, 0= Not powered.	
Ipeak_c8 Flag indicating if the PSE maintains power following an Ipeak current trans Tcut_min (50msec) to a Class 8 PD. 1= Powered, 0= Not powered.	lent of duration
Vport_lpeak_c8 Minimum voltage during lpeak Class 8 transient	
Ipeak_5%DC_c8 Flag indicating if PSE maintains powwer following a 5% duty cylcle transier Class 8 PD. 1= Powered, 0= Not powered.	
Ipeak_c1D Flag indicating if the PSE maintains power following Ipeak_2p current trans Tcut_min (50msec) applied to both pairsets of a Dual Class 1 PD. 1= Pow powered.	
Ipeak_c2D Flag indicating if the PSE maintains power following Ipeak_2p current trans Tcut_min (50msec) applied to both pairsets of a Dual Class 2 PD. 1= Pow powered.	
Ipeak_c3D Flag indicating if the PSE maintains power following Ipeak_2p current trans Tcut_min (50msec) applied to both pairsets of a Dual Class 3 PD. 1= Pow powered.	
Ipeak_c4D Flag indicating if the PSE maintains power following Ipeak_2p current trans Tcut_min (50msec) applied to both pairsets of a Dual Class 4 PD. 1= Pow powered.	
Ipeak_c5D Flag indicating if the PSE maintains power following Ipeak_2p current trans Tcut_min (50msec) applied to both pairsets of a Dual Class 5 PD. 1= Pow powered.	

MPS Processes for Power Removal on PD Disconnect

mps_dc_valid	Valid DC MPS Load Thresholds and Tolerances
Evaluates PSE DC current thresh	olds for 4-pair and pairset power removal and PSE tolerance of low power MPS conditions.
lhold_c3	Minimum 4-pair load current, split evently between pairsets, that will maintain power to a Class 3 PD. Report -1 if PSE only does 2-Pair power with Class 3.
lhold_2p_c3A	Minimum 2-pair load current on Alt-A pairset that will maintain power to a Class 3 PD. If PSE powers with 4-pairs, the Alt-B pairset will be drawing 1.5 mA during the scan. Set to -1 for any unpowered pairset.
lhold_2p_c3B	Minimum 2-pair load current on Alt-B pairset that will maintain power to a Class 3 PD. If PSE powers with 4-pairs, the Alt-A pairset will be drawing 1.5 mA during the scan.
lhold_c5	Minimum 4-pair load current, split evently between pairsets, that will maintain power to a Class 5 PD
lhold_2p_c5A	Minimum 2-pair load current on Alt-A pairset that will maintain power to a Class 5 PD when the Alt-B pairset is drawing 1.5 mA
lhold_2p_c5B	Minimum 2-pair load current on Alt-B pairset that will maintain power to a Class 5 PD when the Alt-A pairset is drawing 1.5 mA
lhold_c7	Minimum 4-pair load current, split evently between pairsets, that will maintain power to a Class 7 PD
lhold_2p_c7A	Minimum 2-pair load current on Alt-A pairset that will maintain power to a Class 7 PD when the Alt-B pairset is drawing 1.5 mA
lhold_2p_c7B	Minimum 2-pair load current on Alt-B pairset that will maintain power to a Class 7 PD when the Alt-A pairset is drawing 1.5 mA
lhold_2p_c2DA	Minimum Alt-A load current to maintain power on the Alt-A pairset given a dual signature PD and 80mA load on the Alt-B pairset.
lhold_2p_c2DB	Minimum Alt-B load current to maintain power on the Alt-B pairset given a dual signature PD and 80mA load on the Alt-A pairset.
LP_MPS_Tol_c3	Flag indicating if 2-Pair or 4-Pair power is maitained following a succession of low power MPS impulses providing valid current for Tmps with 2.15% duty cycle given a Class 3 PD. 1= Powered, 0= Power removed.
LP_MPS_Tol_c5	Flag indicating if 4-Pair power is maitained following a succession of low power MPS impulses providing valid current for Tmps with 2.15% duty cycle given a Class 5 PD. 1= Powered, 0= Power removed.
LP_MPS_Tol_c7	Flag indicating if 4-Pair power is maitained following a succession of low power MPS impulses providing valid current for Tmps with 2.15% duty cycle given a Class 7 PD. 1= Powered, 0= Power removed.
LP_MPS_Tol_c2D	Flag indicating if power is maitained on both pairsets following a succession of low power MPS impulses providing valid current for Tmps with 2.15% duty cycle given a Class 2D PD. 1= Powered, 0= Power removed.
mps_dc_pwrdn	Disconnect Shutdown Timing
Evaluates disconnect shutdown ti	ming given single and dual signature emulations and invalid MPS signatures.
Tmpdo_c3A	Time from PD disconnect until power removal on Alt-A pairset given a Class 3 PD. Tested using a load current of Ihold_min - 1 mA. Set to -1 if PSE only powers the Alt-B pairset.
Tmpdo_c3B	Time from PD disconnect until power removal on Alt-B pairset given a Class 3 PD. Tested using a load current of Ihold_min - 1 mA. Set to -1 if PSE only powers the Alt-A pairset.
Tmpdo_c5A	Time from PD disconnect until power removal on Alt-A pairset given a Class 5 PD. Tested using a load current of Ihold_min - 1 mA.
Tmpdo_c5B	Time from PD disconnect until power removal on Alt-B pairset given a Class 5 PD. Tested using a load current of Ihold_min - 1 mA.
Tmpdo_c7A	Time from PD disconnect until power removal on Alt-A pairset given a Class 7 PD. Tested using a load current of Ihold_min - 1 mA.
Tmpdo_c7B	Time from PD disconnect until power removal on Alt-B pairset given a Class 7 PD. Tested using a load current of Ihold_min - 1 mA.
Tmpdo_c2DA	Time from Alt-A pairset disconnect until power removal on the Alt-A pairset given a dual Class 2 PD. Tested using load current of Ihold_2p_min - 1 mA.
4pr_Stat_c2DA	Flag indicating if PSE removes power on one pairset or both pairsets when the Alt-A pairset is disconnected. 0= No power, 1= Alt-B powered, 2= Alt-A powered.
Tmpdo_c2D	Time from Alt-B pairset disconnect until power removal on the Alt-B pairset given a dual Class 2 PD. Tested using load current of Ihold_2p_min - 1 mA.
4pr_Stat_c2DB	Flag indicating if PSE removes power on one pairset or both pairsets when the Alt-B pairset is disconnected.

pwrdn_time	Discharge Time and Output Capacitance						
Evaluates PSE disconnect disc	harge timing as well as output characteristics during power removal.						
Turnoff_time_Toff_A	PSE shutdown time on the Alt-A pairset following a PD Disconnect. The measurement is performed with a hypothetical 320K Ω load appllied across the pairset. Measured Cout_A and Output_Rp_A values enable the decay time modeling used to produce Toff.						
Turnoff_time_Toff_B	PSE shutdown time on the Alt-B pairset following a PD Disconnect. The measurement is performed with a hypothetical 320K Ω load appllied across the pairset. Measured Cout_B and Output_Rp_B values enable the decay time modeling used to produce Toff.						
Cout_A	PSE output capacitance on the Alt-A pairset as measured immediately after disconnect shutdown.						
Cout_B	PSE output capacitance on the Alt-B pairset as measured immediately after disconnect shutdown.						
Output_Rp_A	Effective PSE discharge resistance on the Alt-A pairset as measured immediately after disconnect shutdown.						
Output_Rp_B	Effective PSE discharge resistance on the Alt-B pairset as measured immediately after disconnect shutdown.						
pwrdn_v	Error Delay Timing						
Measures PSE port time delay	between an overload shutdown and restoration of PD power.						
Error_Delay_SS_A	Time between overload shutdown and attempted new detection of a single signature PD on the Alt-A pairset.						
Error_Delay_SS_B	Time between overload shutdown and attempted new detection of a single signature PD on the Alt-B pairset.						
Error_Delay_SS_B Error_Delay_DS_A							
-	Alt-B pairset. Time between overload shutdown and attempted new detection of a dual signature PD on the						
Error_Delay_DS_A	Alt-B pairset. Time between overload shutdown and attempted new detection of a dual signature PD on the Alt-A pairset. Time between overload shutdown and attempted new detection of a dual signature PD on the						
Error_Delay_DS_A Error_Delay_DS_B	Alt-B pairset. Time between overload shutdown and attempted new detection of a dual signature PD on the Alt-A pairset. Time between overload shutdown and attempted new detection of a dual signature PD on the Alt-B pairset.						
Error_Delay_DS_A Error_Delay_DS_B Idle_Voff_SS_A	 Alt-B pairset. Time between overload shutdown and attempted new detection of a dual signature PD on the Alt-A pairset. Time between overload shutdown and attempted new detection of a dual signature PD on the Alt-B pairset. Average voltage during the error delay period on the Alt-A pairset given a single signature PD 						

PSE Power-Down Characteristics

Configuring and Running the PSE Conformance Test Suite

The 4-Pair PSE Conformance Test Suite is accessed from either PSA Interactive Software (GUI) or PowerShell PSA, an extended Tcl/Tk command line shell.

PSE Power I	Jp Loads Meters	Waveforms Conf. Test Live	Emul. MPort Test LLDP
		PSA Interactive 5.1	
PSE Attributes Auto Discover Load PSE Attr Save PSE Attr	PSE Type Pairs AT Type-1 2 AT Type-2 2 BT Type-3 2 or 4 BT Type-4 4	PSE Pairs & Polarity Pairs Polarity © 4Pair © ALTA © MDI © MDIX © ALTB © MDI © MDIX ALTB © MDI © MDIX	Max Power Grant C NONE F PHY C LLDP C PHY-LLDP T Autoclass Capable
Current PSE: Phihong90UA	Reputer the second seco	orting Directory	MPS Method © DC MPS © AC MPS
×510		PWR B: LAN:	PSE: Type-4, 4-Pair

PSA Interactive PSE Tab Menu

Within **PSA Interactive**, two menus are relevant to the PSE Conformance Test Suite. First the **PSE** tab menu allows users to describe, discover, or load previously stored PSE Attributes. These parameters are critical to the behavior of the PSE 4-Pair Conformance Test Suite and must be properly established for any PSE to be tested.

PSE attributes include **PSE Type** (e.g. Type-3 or Type-4), **PSE Pairs** (4-Pair), **PSE Polarity** (MDI or MDI-X on each pairset), **Max Power Grant** method (PHY, LLDP, or PHY+LLDP), and **MPS Method** (DC). If these parameters are not properly declared and applied, then the PSE conformance test sequencing may produce errors, inappropriate or missing parameters, or incorrect limit checking. PSE attributes can be automatically discovered from a connected PSE using the **Auto Discover** menu. They can be saved for future recall using the **Save PSE Attr** control and they can be recalled and applied to the PSA instrument bu using the **Load PSE Attr** control. In the lower right corner of the main window, the presently described **PSE Type** and **Powered Pairs** is always displayed in blue. The 4-Pair PSE Conformance Test Suite will only be activated when this indicator displays Type-3, 4-Pair or Type-4, 4-Pair.

In PowerShell PSA, PSE attributes can be auto-discovered using the **psa_auto_port** command and can be recalled using the **psa_pse** command. PSE attributes are saved using the **psa_saveConfig** command.

Once the PSE Type and associated PSE attributes are properly established and applied to the connected PSA instrument, the **Conf. Test** tab menu is accessed to configure fully automated test sequences. This menu will automatically configure itself for **4-Pair** PSE testing when the most recently described PSE is Type-3, 4-Pair or Type-4, 4-Pair. Using this menu, automated sequences of selected tests across selected test ports are readily configured and initiated. Alternatively, the menu supports running just a **Single Test** on a single port.

When the menu is configured for **4-Pair** PSE testing, users have the option to run **Full Conformance** testing or to run testing where Dual Signature test cases are excluded in order to speed up some of the longer tests such as **pwron_pwrcap** and **pwron_maxi**. Generally, a complete conformance test would require that **All Tests** be run with

the Full Conformance setting.

👂 PowerSync								×
File View	lest Help							
PSE	Power Up	Loads Ne	ters	Waveforms	Conf. Test	Live Emul.	MPort Test	LLDP
			PS	A Interactiv	ve 5.1			
Test Suite 4-Pair	v5.2.08	PSE Tests	∏ All Te	sts 🗆	Single Test	Ports		C All Ports
PSE PSE Type:	Type-4	I det_v □ det_cc	Class_	_response _err		Slot	Ports	Slot Ports 7,
Pwd Pairs: Max Grant: Autoclass:	4-Pair PHY NO	☐ det_i ☑ det_time	Class_	Ildp2	mps_dc_valid mps_dc_pwro	in 3, 🔽	1 🔽 2 1 🔽 2	8, 1 1 2 2 9, 1 1 2
MPS: PD Emula		det_rsource det_range cc_response	pwrup	_ _inrush ∏	mps_ac_vf pwrdn_overld pwrdn_time	5, 🗆	1 🗆 2	10,
C Exclud		□ class_v ✓ class_time	□ pwron	_unbal	pwrdn_v	Status:		
Reporting © Spread		Cuele	F Show		EA Tests	_		
C Text Fi	le	1 🛨 Cycle Count	Trace	rs <u>S</u> e	quence Tests	Cheo	k Connects	Stop Test
5	v5.1.05	PWR A:	PWR E	3:	LAN:	PSE: T	ype-4, 4-Pair	

PSA Interactive Conformance Test Menu

Other PSE attributes including maximum power granting method (**Max Grant**) and **MPS** method are displayed and correspond to settings established in the PSE tab menu. These attributes affect which tests are available and selectable in the menu.

User's may also select one of two reporting options when sequencing tests including the default option to produce a pop-up (Microsoft Excel) spreadsheet report that performs all test parameter limit checking and analysis.

Multi-Port PSE connections can rapidly be verified prior to testing from this menu using the **Check Connects** control after selecting the desired **Ports**. This feature can save the inconvenience of re-running the test suite when one or more ports experiences a bad physical connection.

Additionally, users may opt to have waveform traces produced by each test appear on screen as each test runs. Test sequences may be re-cycled up to 16 times using a **Cycle Count** control for those who need to perform exhaustive QA while getting insights into intermittent PSE behaviors.

Test sequencing from PowerShell PSA is performed using the **sequence** command and requires that PSE attributes be properly set and applied before executing that command.

The 4-Pair PSE Conformance Test Suite Standard Report

The standard spreadsheet test report for the 4-Pair SE Conformance Test Suite provides efficient feedback by clearly notating any specification compliance violations both by test parameter and by test (PSE) port. The report also accumulates minimum, maximum, and average parameter values across PSE ports so that users can spot individual port deviations and assess performance to design goals. Multiple cycles of testing can be specified to produce one report page per sequence cycle.

All test limit processing automatically adapts the type of PSE (Type-3 or Type-4), the High Power Grant Method, and to other factors that are specified before the sequence begins. Test limit tables are found on the **Limits** page of the report.

The standard report includes a **Notes** page with detailed explanations of each parameter in each test including references to 802.3bt PICS and associated 802.3bt clauses.

The standard report also includes Sifos proprietary indexes summarizing PSE **Safety** and PSE **Interop**. These scores are derived from weighted appraisals of each test parameter in each test. Separate report tabs for Safety and Interop display the scoring performed for each index.

The report will automatically scale to the number of tested PSE ports and will produce multiple pages for multiple test cycles.

PSE Conformance Test Suite May 15 2020 328 AM Port Count 4 Loop Count 1							Sifos [®] Sifos		802.3bt4PrCon PSE Type: 4 MDI-X+MDI			formance Repor version 5.2.12	
							ty Index*:	PSE Type: 97%	4 MDI-X+N Interop		report versio 99%	on 5.2.	
PSE Tested: Sample Type-4 4-Port P	SE					Error Log:	None						
Chassis ID: 192.168.221.88			A-3000						Low	P/F	High	P/I	
TestLoop: 1 Fest: det_v	1-1	1-2	2-1	2-2	UNITS	Min	Max	Average	Limit		Limit		
Open_Circuit_Voc_A=	15.4	14.8	15	15.4	volts	14.8	15.4	15.2	0		30	Pas	
Open_Circuit_Voc_B=	15.3	15.2	15	15.1		15	15.3	15.2	0	Pass	30	Pas	
Backoff_Voltage_A=	1.1	1.1	1.1	1.1	volts	1.1	1.1		0	Pass	2.8	Pas	
Backoff_Voltage_B=	1.3	1.3	1.2	1.2		1.2	1.3	1.3		Pass	2.8		
Backoff_Voltage_Ss=	1.4	1.4	1.5	1.5	volts	1.4	1.5	1.5	0		2.8	Pas	
Max_Det_Step_V_A=	8.02	8.04	8.22	8.23	volts	8.02	8.23			Pass		Pas	
Max_Det_Step_V_B=	8.02	8.04	8.28	8.29		8.02	8.29	8.16		Pass		Pas	
Min_Det_Step_V_A=	4.44	4.46	4.9	4.91	volts	4.44	4.91	4.68	2.8		9		
Min_Det_Step_V_B=	4.40	4.46	4.30	4.30		4.48	4.50			Pass Pass		Pas Pas	
Det_Step_Changes_A=	3	3	3	3		3	3	3		Pass	9		
Det_Step_Changes_B= Min_Step_DV_A=	1.73	1.73	1.78	1.78	volts	1.73	1.76				72		
Min_Step_DV_B=	1.71	1.72	1.77	1.76	volts	1.71	1.77	1.74		Pass	72	Pas	
Pre-Det_CC_Step_V_A=	5.31	5.33	5.6	5.6		5.31	5.6		0	Pass		Pas	
Pre-Det_CC_Step_V_B=	1.86	1.87	1.82	1.82		1.82	1.87	1.84	0	Pass	10		
fest: det cc									-				
Presumed_CC_DET_SEQ=	1	1	1	1		1	1	1	0		3		
Conn_Chk_SS_V_A=	8.05	8.1	8.26	8.27		8.05	8.27	8.17		Pass		Pas	
Conn_Chk_SS_V_B=	8.05	8.06	8.3	8.32		8.05	8.32	8.18	2.8	Pass		Pas	
Conn_Chk_DS_V_A=	5.28	5.28	5.22	5.22		5.22	5.28	5.25		Pass	10		
Conn_Chk_DS_V_B=	5.31	5.31	5.26	5.28		5.26	5.31	5.29	2.8	Pass	10	Pas	
High_Signature_CC_A=	1	1	1	1		1	1	1	1	Pass	1		
High_Signature_CC_B=	1	1	1	1		1	1	1	1	Pass		Pas	
4Pair_Start_Fail=	0	0	0	0		0	0	0	0	Pass	0	Pas	
fest: det i	0.34	0.36	0.29	0.34	mA	0.29	0.36	0.33		Pass	5	Pas	
Isc_Init_A=	0.34	0.30	0.29	0.34		0.29	0.30	0.33			5		
Isc_Init_B=	0.26	0.25	0.28	0.3	mA	0.28	0.36	0.23	0	Pass Pass	5		
Isc_Det_A= Isc_Det_B=	0.34	0.30	0.28	0.3	mA	0.28	0.30	0.32	0		5		
Det_Slew_A=	0.0068	0.0072	0.0058	0.008		0.0056	0.0072			Pass		Pas	
Det_Slew_B=	0.0052	0.0052	0.0052	0.008		0.0052	0.006	0.0054		Pass		Pas	
fest: det tange									-				
Rgood_Max_Single=	26	27	26	28	Kohm	26	28	26.8	27	Fail	32	Pas	
Rgood_Min_Single=	16	16	16	16	Kohm	16	16	16	16	Pass	19	Pas	
Cgood_Max_Single=	0.1	0.1	0.1	0.1	uF	0.1	0.1	0.1	0	Pass	10	Pas	
Rgood_Max_Dual_A=	26	28	27	28	Kohm	26	28	27.3	27		32		
Rgood_Max_Dual_B=	27	27	28	27	Kohm	27	28	27.3	27		32		
Rgood_Min_Dual_A=	16	16	16	16		16	16	16		Pass		Pas	
Rgood_Min_Dual_B=	16	16	16	16	Kohm	16	16	16		Pass	19		
Cgood_Max_Dual_A=	0.1	0.1	0.1	0.1	uF	0.1	0.1	0.1	0	Pass	10	Pas	
Cgood_Max_Dual_B=	0.1	0.1	0.1	0.1	uF	0.1	0.1	0.1	0	Pass	10	Pas	
fest: det_time	267.6	265.6	287.6	265.6		265.6	267.6	266.6		Pass	500	Pas	
Detect_Time_Tdet_A=	267.6	265.6	267.6	265.6	msec msec	265.6	267.6	200.0	0	Pass	500	Pas	
Detect_Time_Tdet_B= Backoff_Time_SS=	601.6	597.7	601.6	597.7	msec	597.7	801.6	599.7	0		9999		
	382.8	378.9	382.8	380.9		378.9	382.8	381.4		Pass	400		
Det2Det_Time= Test: det rsource		0.0.0		000.0		070.0	0.02.0				100	1 33	
PSE_Detect_Source=	1	1	1	1		1	1	1	0	Pass	1	Pas	
PSE_Source_Zout_A=	300	300	300	300	Kohm	300	300	300		Pass	300		
PSE_Source_Zout_B=	300	300	300	300		300	300	300		Pass		Pas	
fest: cc_response													
Single_Sig_Response=	1	1	1	1		1	1	1	1	Pass	1	Pas	
Dual_Sig_Response=	1	1	1	1		1	1	1		Pass		Pas	
2Pair_PD_A=	1	1	1	1		1	1	1		Pass		Pas	
2Pair_PD_B=	1	1	1	1		1	1	1	0	Pass	2	Pas	
Fest: class v													
Vclass_max_SS=	18	17.8	17.8	18.1		17.8	18.1	17.9		Pass		Pas	
Vclass_min_SS= Vmark SS=	17.6	17.4	17.4	17.7	volts volts	17.4	17.7	17.5	15.5	Pass Pass		Pas Pas	
Vmark_SS= Vreset_SS=	-1	-1	-1	-1		o.1 -1	-1	-1	0		2.8	Pas	
Vreset_SS= Vclass_max_DSA=	18	17.9	17.8	18.2	volts	17.8	18.2			Pass		Pas	
VCIESS_MEX_DOX-	18	18	17.9	18		17.9	18	18		Pass		Pas	
	17.6	17.4	17.4	17.7	volts	17.4	17.7	17.5		Pass		Pas	
Vclass_max_DSB= Vclass_min_DSA=		17.6	17.4	17.5	volts	17.4	17.8	17.5	15.5	Pass	20.5	Pas	
Vclass_min_DSA=	17.5		8.2	8.5		8.2	8.5	8.3	7	Pass	10	Pas	
Vclass_min_DSA= Vclass_min_DSB=	17.5	8.2	0.2			8.3	8.3	8.3	-			Pas	
Vclass_min_DSA= Vclass_min_DSB= Vmark_DSA=		8.2 8.3	8.3	8.3	volts	0.0	0.0	0.0		Pass	[10		
Vclass_min_DSA= Vclass_min_DSB=	8.4			8.3		-1	-1	-1	-1	Pass			
Vclass_min_DSA= Vclass_min_DSB= Vmark_DSA= Vmark_DSB=	8.4 8.3	8.3	8.3		voits				-1			Pas	
Velass_min_DSA= Velass_min_DSB= Vmark_DSB= Vmark_DSB= Vreset_DSA= Vreset_DSB= Vreset: class_time	8.4 8.3 -1 -1	8.3 -1 -1	8.3 -1 -1	-1 -1		-1 -1	-1 -1	-1 -1	-1 -1	Pass Pass	2.8	Pas Pas	
Velass_min_DSA= Velass_min_DSA= Vmark_DSA= Vmark_DSA= Vmark_DSA= Vmark_DSA= Vmark_DSA= Vmark_DSA= Vmark_DSA= Class_Probe_SS=	8.4 8.3 -1 -1 0	8.3 -1 -1	8.3 -1 -1 0	-1 -1 0		-1 -1 0	-1 -1 0	-1 -1 0	-1 -1 0	Pass Pass Pass	2.8 2.8 1	Pas Pas Pas	
Velass_min_DSA= Velass_min_DSA= Vmark_DSA= Vmark_DSA= Vresst_DSA= Vresst_DSA= Vresst_DSA= Class_Frobe_SS= Ev_CountSS=	8.4 8.3 -1 -1 0 5	8.3 -1 -1 0 5	8.3 -1 -1 0 5	-1 -1 0 5	 Events	-1 -1 0 5	-1 -1 0 5	-1 -1 0 5	-1 -1 0	Pass Pass Pass Pass	2.8 2.8 1 5	Pas Pas Pas Pas	
Velass_min_D83= Velass_min_D83= Vmark_D83= Vmark_D83= Vreest_D83= Vreest_D83= Vreest_D83= Class_Probe_S3= EV_Count23= Ev_Count23= Class_D1_Time_33=	8.4 8.3 -1 -1 0 5 93.7	8.3 -1 -1 0 5 93.8	8.3 -1 -1 0 5 95.7	-1 -1 0 5 93.8	Events msec	-1 -1 0 5 93.7	-1 -1 0 5 95.7	-1 -1 0 5 94.3	-1 -1 0 1 88	Pass Pass Pass Pass Pass	2.8 2.8 1 5 105	Pas Pas Pas Pas Pas	
Velass_min_DSA= Velass_min_DSA= Vmark_DSA= Vmark_DSA= Vresst_DSA= Vresst_DSA= Vresst_DSA= Class_Frobe_SS= Ev_CountSS=	8.4 8.3 -1 -1 0 5	8.3 -1 -1 0 5	8.3 -1 -1 0 5	-1 -1 0 5	Events msec msec	-1 -1 0 5	-1 -1 0 5	-1 -1 0 5	-1 -1 0 1 88 6	Pass Pass Pass Pass	2.8 2.8 1 5 105 20	Pas Pas Pas Pas	

PSE 4-Pair Conformance Test Suite Standard Report (excerpt)

Ordering Information

PSA-CT4P*, 4-Pair PSE Conformance Test Suite for One PSA Address (Up to 24 Test Ports)

PSA-CT-TS1, Tracking Service, 4-Pair and 2-Pair PSE Conformance Suites for One Year for One PSA Address

PSA-CT-TS2, Tracking Service, 4-Pair and 2-Pair PSE Conformance Suites for Two Years for One PSA Address

PSA-CT-STS1, Tracking Service, 4-Pair and 2-Pair PSE Conformance Suites for One Year for Multiple PSA Addresses Operating at a Single Site

PSA-CT-STS2, Tracking Service, 4-Pair and 2-Pair PSE Conformance Suites for Two Years for Multiple PSA Addresses Operating at a Single Site

PSA-48-QTD, PowerSync Analyzer Test Suite 48 Port Discount

*NOTE: PSA-CT4P requires one or more **PSA-3202** test blades or **PSA-3402** Compact PSA and is also supported on the **PSA-3248** RackPack PSA.

Sifos Technologies, Inc. 1 Tech Drive, Suite 100 Andover, MA 01810 +1 (978) 975-2100 www.sifos.com sales@sifos.com



CTS4-071420